chipsalliance/verible
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
A star delta has been computed for 61,707 of 62,640 tracked repositories in this period, and only those can be ranked in it.
A repository missing here has not been measured far enough back yet. That does not mean it did not move.
Star counts measured between 07:55 and 08:05 (BKK).
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
A pluggable linter and fixer to enforce Protocol Buffer style and conventions.
That's all 2 repositories in this period.